Code No: 861AB

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD MCA I Semester Examinations, March - 2023 COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3 Hours Max.Marks:75

Note: i) Question paper consists of Part A, Part B.

- ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions.
- iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

PART – A (25 Marks) 1.a) What are the four phases in the instruction cycle? [5] What is the role of control address register in control memory? [5] b) How are alphabets stored in binary form? c) [5] Show a typical communication link between the processor and several peripherals. [5] d) Illustrate vector operations on vector processors. [5] PART - B (**50 Marks**) 2. Construct 4-bit arithmetic circuit using full adders, multiplexers and gates. Explain its functionality with the help of function table. [10] Explain the eight basic computer registers and their purpose in program execution. 3.a) With the help of a flowchart explain interrupt cycle. [5+5]b) Draw a block diagram of a control memory and the associated hardware needed for 4. selecting the next mixinistruction address. Explain its working with a suitable instruction. [10] OR Contrast indeed addressing mode with base register addressing mode. 5.a) Explain various instruction formats. b) [4+6]6.a) Make a comparison of n's complement with n-1's complement representations. Discuss IEEE 754 standard for floating point representation. [5+5]b) OR 7. Demonstrate Booth's algorithm for multiplication of two signed-2's complement numbers. [10] 8.a) What is FIFO buffer? With the help of a diagram explain the logic of 4X4 FIFO buffer. Discuss cycle stealing in DMA. b) [6+4]OR

Describe the block diagram of associative memory.

9.a)

- b) Differentiate between direct mapping and associative mapping for cache memory. [5+5]
- 10.a) Explain SIMD array processor with a general block diagram.
 - b) Illustrate the functioning of arithmetic pipeline.

[5+5]

- Discuss the characteristics of multiprocessor systems. 11.a)
 - Describe the parallel arbitration logic used in multiprocessor system.

[5+5]